

A Modified High-Efficient Step-Up Sepic for DC Motor Drives

P. Dhanasekaran^{*,1}, A. Ronald Marian¹ and M. Sasikumar²

¹Jeppiaar Engineering College, Anna University, Chennai – 600 119.

²Dept. of Electrical & Electronics Engineering, Jeppiaar Engineering College, Anna University, Chennai – 600 119

Received 22 April 2013; Accepted 14 December 2013

Abstract

In this paper, Single-Ended Primary Inductor Converter (SEPIC) fed DC motor is proposed. Soft-switching technique such as Zero-Voltage-Switching (ZVS) and Zero-Current-Switching (ZCS) operation plays a vital role in high voltage applications. Zero-Current-Switching (ZCS) operation achieved due to resonance between the resonant inductor and the capacitor by using output diode and its reverse-recovery loss is subsequently reduced. Zero-Voltage-Switching (ZVS) operation is achieved by using coupled inductor and auxiliary inductor. The model has been simulated through MATLAB/SIMULINK using Diode Bridge, SEPIC topology and closed loop DC motor load and it is modeled analytically. The proposed system is modeled with input side Diode Bridge Rectifier and SEPIC Topology with Proportional Integral (PI) controller. The soft switching scheme for the proposed topology is developed with closed loop motor load. The motor voltage is achieved twice the rated voltage. The results are generated in MATLAB/SIMULINK and are shown.

Keywords: SEPIC topology, voltage multiplier, zero current- switching (ZCS), zero-voltage-switching (ZVS).

1. Introduction

SEPIC converters are mainly used for industrial applications such as power factor correction, photovoltaic system, and LED lighting. Especially in high voltage applications, higher voltage rated power semiconductor devices should be used. When the voltage rating is higher, the $R_{ds(on)}$ of power MOSFETs is higher. So, it causes higher conduction loss at the same level current. Therefore, the overall efficiency can be improved if the voltage stress is reduced with the same decrease in current. To reduce the voltage stress and increase the voltage gain, voltage multiplier techniques are proposed. In order to reduce the volume and weight of the converter, soft-switching techniques such as zero-voltage-switching (ZVS) and zero-current-switching (ZCS) are necessary. However, switching losses and electromagnetic interference noises are significant in high-frequency operation. Therefore, various soft-switching techniques have been introduced. Among them, the active clamp technique is often used to limit the voltage spike effectively, achieve soft-switching operation, and increase the system efficiency. SEPIC converters has low input current ripple but bulk inductor is used in order to minimize the current ripple. It is one of important requirements due to the wide use of low voltage sources such as batteries, super capacitors, and fuel cells. It is because large ripple current may shorten the lifetimes of those input sources. In ZCS PWM SEPIC converter was proposed. Two switches can operate with soft switching. However, three power diodes and three separate inductors are utilized. The voltage stress of the power

switches is the sum of the input voltage and the output voltage which is equal to that in the conventional SEPIC converter. In a resonant step up/down converter was proposed. Sort-switching operation is achieved. Two power switches and two magnetic components are required. However, it has a pulsating input current and an additional filter stage is required in the input stage to suppress the input current ripple. Therefore, magnetic components can be increased in number. In, a bidirectional ZVS PWM SEPIC/ZETA converter was proposed. Two main switches can operate with softswitching.

However, a bidirectional switch consisting of two power MOSFETs is required. The voltage stress of the switches in the conventional can be found in proposed SEPIC converter. Parasitic voltage ringing across the bidirectional switches is suppressed by using a snubber circuit.

In conventional SEPIC converter, auxiliary switch and a clamp capacitor are added. The both inductors are utilized to obtain ripple-free input current and achieve ZVS operation of the main and auxiliary switches. The proposed converter achieves high efficiency due to soft-switching characteristics of power semiconductor devices. By utilizing the voltage multiplier technique, voltage stresses of the power switches and diode are reduced by half and the reverse-recovery loss of the output diode is significantly reduced due to the resonance between the resonant inductor and the capacitor in the multiplier circuit.

2. Analysis of the Proposed ZVS Step-Upsepic Converter

The conventional SEPIC converter is shown in Fig. 1. The separate inductor version is shown in Fig. 1(a) and the

* E-mail address: dhanasekharanp90@gmail.com

coupled inductor version is shown in Fig. 1(b). In the coupled inductor version, a loosely coupled inductor L_c is used instead of two separate inductors L_1 and L_2 . The L_c has advantages such as single magnetic component and a ripple-free input current. L_{lk1} and L_{lk2} are the leakage inductances of the coupled inductor. The magnetizing inductance, the turn ratio, and the leakage inductance L_{k2} of the coupled inductor is related with the ripple-free condition. However, the leakage inductance is hard to control in mass production. Fortunately, the leakage inductance L_{k1} is not related with the ripple-free condition. Therefore, a tightly coupled inductor can be used with an additional inductor L_a instead of L_{k2} in Fig. 1(c). The circuit diagram of the proposed soft-switching SEPIC converter with a ripple-free input current is shown in Fig. 2. In the proposed converter, the resonant inductor L_r and the active clamp cell consisting of the auxiliary switch S_a and the clamp capacitor C_c are added to the conventional SEPIC converter shown in Fig. 1(c). Fig. 3 shows the equivalent circuit of the proposed converter. The coupled inductor L_c is modeled as the magnetizing inductance L_m and an ideal transformer with a turn ratio of 1: n. The diodes D_a and D_m are the intrinsic body diodes of the auxiliary switch S_a and the main switch S_m . The capacitors C_a and C_m are their parasitic output capacitances. The proposed converter key waveforms are shown in Fig. 4. The duty ratio D is based on the main switch S_m and the switches S_a and S_m are operated asymmetrically. To simplify the steady-state analysis, it is assumed that those capacitors C_1 , C_c , and C_o have large values and the voltage ripples across them can be ignored. Prior to mode 1, the auxiliary switch S_a is conducting. The operation of the proposed converter in one switching period T_s can be divided into five modes as shown in Fig. 5. The magnetizing inductance current i_{Lm} is approaching to its minimum value i_{Lm2} and the auxiliary inductor current i_{La} is approaching to its maximum value i_{La1} . And the output diode is not conducting.




Fig. 1. SEPIC converter (a) Conventional SEPIC converter, (b) loosely coupled inductor, (c) tightly coupled inductor.




Fig. 2. Proposed ripple-free soft-switching SEPIC.




Fig. 3. Equivalent circuit of the proposed converter.




Fig. 4. Modes of Operation

Mode 1 [t_0, t_1]: At t_0 , the auxiliary switch S_a is turned OFF. Then, the energy stored in the magnetic components such as L_m , L_r and L_a starts to charge C_a and discharge C_m . Therefore, the voltage v_{Sa} across the auxiliary switch S_a starts to rise from zero and the voltage v_{Sm} across the main switch S_m starts to fall from V_{CC} . Since the capacitors C_a

and C_m are very small, the transition time interval T_{t1} is very short and it can be simplified as follows:

$$T_{t1} = \frac{(C_a + C_m)V_{Cc}}{(1-n)I_{La1} - I_{Lm2}} \quad (1)$$

Since the transition interval T_{t1} is very short, all the currents flowing through the magnetic components are considered constant during this mode.

Mode 2 [t1, t2]: At t_1 , the voltage v_{sm} arrives at zero. Then, the body diode D_m is turned ON. After that, the gate signal is applied to the switch S_m and the channel of S_m takes over the current flowing through D_m . Since the voltage v_{sm} is clamped as zero with turn-on of D_m before the switch S_m is turned ON, zero-voltage turn-on of S_m is achieved. In this mode, the input voltage V_{in} is applied to L_m and the current i_{Lm} increases linearly from its minimum value i_{Lm2} as follows:

$$i_{Lm}(t) = I_{Lm2} + \frac{V_{in}}{L_m}(t - t_1) \quad (2)$$

Since the voltage V_s at the secondary side of the coupled inductor L_{c1} is nV_{in} , the voltage V_{La} across L_a is $-\frac{V_{Cc} - nV_{in} - V_{C1}}{L_a + L_r}(t - t_1)$. Therefore, the secondary current i_s decreases linearly from its maximum value I_{La1} as follows:

$$i_s(t) = I_{La1} - \frac{V_{Cc} - nV_{in} - V_{C1}}{L_a + L_r}(t - t_1) \quad (3)$$

The input current i_{in} is the sum of i_p and i_{Lm} and given by $i_{in}(t) = i_{Lm}(t) + i_p(t) = I_{Lm2} + nI_{La1} + \frac{V_{in}}{L_m} + \frac{n(V_{Cc} - nV_{in} - V_{C1})}{L_a + L_r}(t - t_1)$ (4)

The main switch current i_{sm} in this mode can be derived by

$$i_{sm}(t) = i_{Lm}(t) - (1-n)i_s(t) = -[(1-n)i_{La1} - i_{Lm2}] + \frac{V_{in}}{L_m} + \frac{(1-n)(V_{Cc} - nV_{in} - V_{C1})}{L_a + L_r}(t - t_1) \quad (5)$$

At the end of this mode, the current i_{Lm} arrives at its maximum value i_{Lm1} and the minimum value i_{La2} .

Mode 3 [t2, t3]: The main switch S_m is turned OFF at t_2 . Then, the voltage V_{sm} increases from zero and the voltage V_{Sa} decreases from V_{Cc} at the same time due to the energy stored in the magnetic components. With the same assumption as in mode 1, the transition time interval T_{t2} can be simplified as follows:

$$T_{t2} = \frac{(C_a + C_m)V_{Cc}}{I_{Lm1} - (1-n)I_{La2}} \quad (6)$$

T_{t2} is also negligible. All the currents are assumed constant during T_{t2} .

Mode 4 [t3, t4]: At t_2 , the voltage V_{Sa} arrives at zero. Then, the body diode D_a is turned ON. After that, the gate signal is applied to the switch S_a and the channel of S_a takes over the current flowing through D_a . Since the voltage V_{Sa} is clamped as zero before the switch S_a is turned ON, zero-voltage turn-on of S_a is achieved.

In this mode, the voltage V_i across L_m is $(V_{Cc} - V_{in})$ and the current i_{Lm} decreases linearly from its maximum value i_{Lm1} as follows:

$$i_{Lm}(t) = i_{Lm1} - \frac{V_{Cc} - V_{in}}{L_m}(t - t_3) \quad (7)$$

With the turn-on S_a , the output diode D_o starts to conduct. Then the resonance occurs between the resonant inductor L_a and the capacitor C_1 . The voltage across the inductor L_a is $V_0 + nV_{in} - (1+n)V_{Cc}$, the current increases linearly in this mode as follows:

$$i_s(t) = I_{La2} + \frac{V_0 + nV_{in} - (1+n)V_{Cc}}{L_a}(t - t_3) \quad (8)$$

The input current in this mode is given by

$$i_{in}(t) = I_{Lm1} + nI_{La2} + \frac{V_{Cc} - V_{in}}{L_m} - \frac{n(V_0 + nV_{in} - (1+n)V_{Cc})}{L_a}(t - t_3) \quad (9)$$

The current i_{c1} is given by

$$i_{c1}(t) = \frac{V_0 - V_{C1} - V_{Cc}}{Z_r} \sin \omega r(t - t_3) - I_{La2} \cos \omega r(t - t_3) \quad (10)$$

Where the resonant frequency ω_r and the impedance Z of the resonant tank are

$$\omega_r = \frac{1}{\sqrt{L_r C_1}} \quad (11)$$

$$Z_r = \sqrt{L_r / C_1} \quad (12)$$

In this mode, the output diode current i_{D0} and the switch current i_{S1} can be written by

$$i_{D0}(t) = -i_s(t) - i_{c1}(t) \quad (13)$$

$$i_{Sa}(t) = -i_{in}(t) - i_{c1}(t) \quad (14)$$

Mode 5 [t4, t5]: At t_4 , the output diode current i_{D0} decreases to zero and the zero-current turn OFF of the diode D_o is achieved. Since the current changing rate of D_o is controlled by a resonant manner, its reverse-recovery problem is significantly alleviated. The voltage across the inductor L_a is $(V_{C1} - nV_{Cc} + nV_{in})L_a / L_a + L_r$, the current i_s increases linearly in this mode as follows:

$$i_s(t) = i_s(t_4) + \frac{V_{C1} - nV_{Cc} + nV_{in}}{L_a + L_r}(t - t_4) \quad (15)$$

At the end of this mode, i_{Lm} arrives at its minimum value I_{Lm2} and maximum values I_{La1} .

3. Design Parameters

A. V_{Cc} AND V_{C1}

Since the average voltage across L_m should be zero under a steady state, the clamp capacitor voltage V_{Cc} is obtained by

$$V_{Cc} = \frac{V_{in}}{1-D} \quad (16)$$

Also, the average voltages across the inductors L_r and L_a should be zero. Therefore, the voltage V_{C1} is obtained by

$$V_{C1} = V_{Cc} - V_{in} = \frac{D}{1-D} V_{in} \quad (17)$$




Fig. 5. Voltage gain

B. Voltage Gain

By applying the volt-second balance law to the voltage across the inductor L_a , the following relation is obtained:

$$-\frac{L_a}{L_a+L_r}(V_{Cc} - nV_{in} - V_{C1})DT_s + \frac{L_a}{L_a+L_r}(V_{C1} - n(V_{Cc} - V_{in}))(1 - D - d_2)T_s = 0 \quad (18)$$

From (16) to (18), the proposed converter voltage gain M can be obtained by

$$M = \frac{V_o}{V_{in}} = \frac{1}{1-D} \left[1 + nD + \frac{(1-n)DL_a}{L_a+L_r} \right] \approx \frac{1+D}{1-D} \quad (19)$$

The voltage gain of (19) is plotted and compared with other converters in Fig. 6.

C. Input Current Ripple

In mode 2, the input current i_{in} is given by (4). From (16) and (17), the ripple component of i_{in} can be removed by satisfying the following condition:

$$L_a + L_r = n(1 - n)L_m \quad (20)$$

Under the condition of (20), the input current i_{in} is constant as $I_{Lm2} + nI_{La1}$. In mode 4, the input current i_{in} is given by (9). Similarly, from (16), (17), and (19), its ripple component can be removed by satisfying the same condition of (20). In this mode, the input current i_{in} is constant as $I_{Lm2} + nI_{La1}$. From (19), it can be seen that the inductor current i_{La} has the same slope both in mode 4 and 5. Therefore, the input current i_{in} does not change in mode 5. From (2), $I_{Lm1} - I_{Lm2}$ is obtained by

$$I_{Lm1} - I_{Lm2} = \frac{V_{in}DT_s}{L_m} \quad (21)$$

Similarly, $I_{La1} - I_{La2}$ is obtained from (3) as follows:

$$I_{La1} - I_{La2} = \frac{V_{Cc} - nV_{in} - V_{C1}}{L_a + L_r} DT_s \quad (22)$$

With the condition of (20), the following relation can be easily derived from (16), (17), (21), and (22):

$$I_{Lm2} + nI_{La1} = I_{Lm1} + nI_{La2} \quad (23)$$

Therefore, the ripple component of the input current i_{in} can be removed under the condition of (20).

D. Minimum and Maximum Values of I_{Lm} and I_{sm}

From Figure 3 $i_s = i_{C1} + i_{D0}$. Since the average capacitor current i_{C1avg} should be zero under a steady state, the average value of the capacitor current i_{C1} is zero. And the average output diode current i_{D0avg} is equal to the average output current I_o . Therefore, the following relation can be obtained from the waveform of the secondary current I_s in Figure 4

$$I_{La1} + I_{La2} = -2I_o \quad (24)$$

From (16), (17), (20), (22), and (24), the maximum and minimum values of I_s are derived by

$$I_{La1} = \frac{(1-n)V_{in}DT_s}{2(L_a+L_r)} - I_o \quad (25)$$

$$I_{La2} = \frac{-(1-n)V_{in}DT_s}{2(L_a+L_r)} - I_o \quad (26)$$

Similarly, from Fig. 3, the input current i_{in} is the sum of i_p and i_{Lm} . Since the average current i_{savg} is $-I_o$, the average primary current $i_{p,avg}$ is equal to $-nI_o$. Therefore, the following relation can be obtained from the waveform of the magnetizing current i_{Lm} in Fig. 4:

$$I_{Lm1} + I_{Lm2} = \frac{2P_o}{\eta V_{in}} + nI_o \quad (27)$$

where η is the efficiency and P_o is the output power. From (21) and (27), the maximum and minimum values of I_{Lm} are derived by

$$I_{Lm1} = \frac{P_o}{\eta V_{in}} + nI_o + \frac{V_{in}DT_s}{2L_m} \quad (28)$$

$$I_{Lm2} = \frac{P_o}{\eta V_{in}} + nI_o - \frac{V_{in}DT_s}{2L_m} \quad (29)$$

E. ZVS Condition

From Fig. 4, the ZVS condition for S_a is given by

$$I_{Lm1} - (1 - n)I_{La2} > 0 \quad (30)$$

Since I_{Lm1} is always positive from (28) and I_{La2} is always negative from (26) for $n < 1$, the condition of (30) is always satisfied for $n < 1$. Therefore, the ZVS of S_a is always achieved. Similarly, for the ZVS of S_m , the following condition should be satisfied

$$-I_{Lm2} + (1 - n)I_{La1} > 0 \quad (31)$$

From (19), (25), and (29), the inequality (31) is rewritten by

$$L_m < \frac{V_{in}DT_s}{2n(M/\eta + 1)I_o} \quad (32)$$

F. ZCS Condition

From (8), (10), and (13), the output diode current reset timing ratio d_2 can be obtained by solving the following equation:

$$-I_{La2} - \frac{V_o + nV_{in} - (1+n)V_{Cc}}{L_a} d_2 T_s - \frac{V_o - V_c - V_{Cc}}{Z_r} \sin \omega_r d_2 T_s + I_{La2} \cos \omega_r d_2 T_s = 0 \quad (33)$$

To obtain ZCS of the output diode, the following conditions should be satisfied

$$d_2 < 1 - D \tag{34}$$

G. Voltage Stresses of the Power Switches and Output Diode

From Figure 2, it can be seen that the voltages across the main and auxiliary switches are confined to the clamp capacitor voltage V_{Cc} . By using (16) and (19), the voltage V_{Cc} can be rewritten as $(V_{in} + V_o)/2$. Since the voltage stress of the power semiconductor devices in the conventional SEPIC converters shown in Figure 1 is $V_{in} + V_o$, the voltage stress in the proposed converter is reduced by half. In the proposed converter, the voltage stress of the output diode is also reduced by half. In mode 2, the voltage V_{La} is $-(V_{Cc} - nV_{in} - V_{c1})L_a / (L_a + L_r)$. Therefore, the maximum voltage $V_{Do,max}$ across the output diode is given by

$$V_{Do,max} = V_o + \frac{(1-n)V_{in}L_a}{L_a + L_r} + nV_{in} - V_{Cc} \tag{35}$$

For $L_a \gg L_r$, it can be easily seen that $V_{Do,max}$ is $(V_{in} + V_o)/2$, which is half of that in the conventional SEPIC converters.

4. Simulation Circuits

A prototype of the classical boost is also built with the same specification of the proposed converter. The circuit is shown in figure 6.




Fig. 6. Proposed Simulation Circuit




Fig 7. Input voltage (Vi) and output voltage (Vo) waveform for an input voltage $V_i = 230V_{rms}$




Fig. 8. Efficiency curves of the proposed converter as a function of the output power.

The output power is reduced from the nominal value $P_o = 650$ W to $P_o = 300$ W, and the output voltage rises from the nominal value $V_o = 425$ V to the maximum value $V_o = 465$ V during the load transient. The transient duration is also 150 ms. Therefore, the overshoot of the output voltage presented by the proposed converter is equal to 11.76%, and the overshoot of the classical boost converter is equal to 9.4% for the same controller parameters. Figure 7 presents the output voltage (V_o) and input inductor current (i_{Lboost}) of the boost converter operating with $V_i = 127$ Vrms and with the output power reduction from 650 to 300 W.

5. Experimental Results

To verify the steady-state performance and the theoretical analysis of the proposed soft-switching SEPIC converter with ripple-free input current, a laboratory prototype is implemented and tested with the following specification.

- 1) Input voltage $V_{in} = 10V$.
- 2) Output voltage $V_o = 20V$.



Fig. 9. Prototype Model of the proposed system

The control circuit was implemented with a constant frequency pulse width modulation controller KA7552 from Fairchild. The required voltage gain M is 4.17. From (19), the duty cycle D is calculated as 0.613. The turn ratio n of the coupled inductor is selected as 0.25. The magnetizing inductance L_m is selected as $190 \mu H$. Then, the condition for ripple-free input current of (20) gives $L_a + L_r = 35.6 \mu H$. Then, the values of the inductors L_a and L_r are selected as 34.5 and 1.1 μH , respectively. The value of C_r is selected as 1 μF to meet the condition of (34). The values of the capacitors C_c and C_o are selected as 6.6 and 100 μF , respectively. Figure 7 shows the experimental waveforms of

i_{in} , i_s , and v_{Sm} under various load conditions. Regardless of load condition, the proposed converter shows almost ripple-free input current. In Figure 7, the main switch voltage v_{Sm} is well clamped as around 124V, which agrees with the theoretical analysis.




Fig. 10. Hardware result of Output voltage




Fig. 11. Hardware result of Thyristor firing pulse

It can be seen that the resonance between L_r and C_1 occurs and the resonant current flows through the output diode during turn-off of S_m . The experimental results are in good agreement with the theoretical analysis. The resonance between C_1 and L_r ends before the turn-on of S_m . Since the voltage v_{Do} is maintained as zero after the current i_{Do} arrives at zero, the turn-off loss of the output diode is seen to be almost zero and the ZCS operation of Do is achieved. Also, the reverse recovery of the output diode is significantly

alleviated. It is observed that the gate pulses are driving the main switch S_m , only after the switch voltage v_{Sm} has reached zero. It indicates the zero voltage turn-on of S_m . Similarly, the auxiliary switch S_a is turned ON at zero voltage as shown in Figure 9. Figure 12 shows the measured efficiency of the proposed converter and it is compared with that of the conventional SEPIC converter in Figure 1(a). The proposed converter exhibits an efficiency of 94.8% at full load condition. The proposed converter shows higher efficiency than the conventional SEPIC converter due to its soft-switching characteristic of power switches S_m and S_a and the output diode Do . At light load, the proposed converter shows lower efficiency. It is mainly because the secondary current i_s increases the conduction loss and it makes up a significant portion of the power loss at light load. As shown in Figure 7, the current i_s is large even at light load. It is one of the major drawbacks of the proposed converter.




Fig. 10. Measured efficiency.

6. Conclusion

The operation principle, theoretical analysis, and the implementation of a soft-switching SEPIC converter with ripple-free input current are presented in this paper. In the proposed converter, the coupled inductor with an auxiliary inductor is used to provide ripple-free input current and achieve ZVS operation of main and auxiliary switches. The advantages of the proposed converter are low voltage stresses, low switching losses, ripple-free input current, alleviated reverse-recovery problem of the output diode, and high efficiency. The design consideration of the proposed converter is included. The experimental results based on a prototype are presented for validation.

References

1. J.-M. Kwon, W.-Y. Choi, J.-J. Lee, E.-H. Kim and B.-H. Kwon, "Continuous-conduction-mode SEPIC converter with low reverse-recovery loss for power factor correction," *IET Proc. Electr. Power Appl.*, vol. 153, no. 5, pp. 673–681, Sept. 2006.
2. Z. Ye, F. Greenfield, and Z. Liang, "Design considerations of a high power factor SEPIC converter for high brightness white LED lighting applications," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)*, 2008, pp. 2657–2663.
3. P. F. Melo, R. Gules, E. F. R. Romaneli, and R. C. Annunziato, "A modified SEPIC converter for high-power-factor rectifier and universal input voltage applications," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 310–321, Feb. 2010.
4. J. C. W. Lam and P. K. Jain, "A high-power-factor single-stage single-switch electronic ballast for compact fluorescent lamps," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2045–2058, Aug. 2010.
5. H.-J. Chiu, Y.-K. Lo, J.-T. Chen, S.-J. Cheng, C.-Y. Lin and S.-C. Mou, "A high-efficiency dimmable LED driver for low-power lighting applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 2, pp. 735–743, Feb. 2010.
6. D. S. L. Simonetti, J. Sebastian, and J. Uceda, "The discontinuous conduction mode sepic and cuk power factor preregulators: Analysis and design," *IEEE Trans. Ind. Electron.*, vol. 44, no. 5, pp. 630–637, Oct. 1997.

7. S. J. Chiang, H.-J. Shieh and M.-C. Chen, "Modeling and control of PV charger system with SEPIC converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4344–4353, Nov. 2009.
8. B.-R. Lin and C.-L. Huang, "Analysis and implementation of an integrated sepic-forward converter for photovoltaic-based light emitting diode lighting," *IET Power Electron.*, vol. 2, no. 6, pp. 635–645, Dec. 2009.
9. E. H. Ismail, "Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1147–1157, Apr. 2009.
10. M. Zhu and F. L. Luo, "Series SEPIC implementing voltage-lift technique for DC–DC power conversion," *IET Power Electron.*, vol. 1, no. 1, pp. 109–121, Mar. 2008.
11. M. Ali, M. Orabi, M. E. Ahmed, and A. El-Aroudi, "Design consideration of modified SEPIC converter for LED lamp driver," in *Proc. IEEE Int. Symp. Power Electron. Distributed Generation Syst.*, Jun. 2010, pp. 394–399.
12. Y. Jang and M. M. Jovanovic, "Interleaved boost converter with intrinsic voltage-doubler characteristic for universal-line PFC front end," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1394–1401, Jul. 2007.
13. M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. R. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC–DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
14. K.-B. Park, G.-W. Moon, and M.-J. Youn, "Nonisolated high step-up boost converter integrated with sepic converter," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2266–2275, Sep. 2010.
15. Z. Ye, F. Greenfeld, and Z. Liang, "Single-stage offline SEPIC converter with power factor correction to drive high brightness LEDs," in *Proc. IEEE Appl. Power Electron. Conf. (APEC)*, 2009, pp. 546–553.