VDTA Based Electronically Tunable Purely Active Simulator Circuit for Realizing Floating Resistance

Mayank Srivastava* and Dinesh Prasad

1Dept. of Electronics and Communication Engineering, ASET, Amity University Uttar Pradesh, Sector 125, Noida (U.P.), India
2Dept. of Electronics and Communication Engineering, FET, Jamia Millia Islamia, New Delhi, India

Received 18 January 2015; Accepted 13 April 2015

Abstract

This paper proposes a new active synthetic floating resistor circuit employing three voltage differencing transconductance amplifiers (VDTAs). The proposed configuration enjoys following advantageous features; (a) purely active realization (b) electronically tunable resistance (c) no external component matching constraint(s) (d) good non-ideal behavior and (e) low sensitivity values. The workability of proposed resistor simulator has been verified by an application example of voltage mode low-pass filter. To validate the theoretical analysis SPICE simulations with TSMC 0.18µm CMOS process parameters have been performed.

Keywords: VDTA, Synthetic resistor, floating resistor, electronic control, purely active simulation circuit

1. Introduction

Active simulation of floating passive elements (resistors/capacitors/inductors) is a fascinating research area for analog circuit designers and researchers. Several floating passive component simulators have been proposed in [1]-[16] and reference cited therein. The floating resistor is an integral part of analog circuits but the use of resistor in floating state is not advisable from the viewpoint of monolithic integration as a floating resistor need more chip area than a grounded resistor and also it is very difficult to design such a resistor with exact resistance value. Moreover, the resistance is fixed and cannot be changed as per requirement. So, the active simulation of floating resistors has become a popular research area in which a floating resistor is realized either by using active element(s) alone or by using active element(s) along with grounded resistor(s). There are several synthetic floating resistor configurations available in literature but electronic tunability is available with very few configurations [11-16]. The negative floating resistor proposed in [11] was purely active realization and need four current controlled second generation current conveyors (CCCI). The configuration proposed in [12] employs one second generation current conveyor (CCII) and one operational transconductance amplifier (OTA) along with two grounded resistors. A current backward transconductance amplifier (CBTA) based floating resistance simulator circuit employing two CBTA and three grounded resistors has been presented in [13]. An improved CBTA based floating resistor simulation circuit has been proposed in [14] which employs single CBTA along with two grounded resistors but this circuit needs current/voltage gain matching constraints. Positive/negative floating resistance simulation circuits employing two/three current follower transconductance amplifiers (CFTA) have been proposed in [15] but in both the cases matching condition of transconductances are required. The configuration proposed in [16] employs two DVCC and three grounded resistors but in non ideal conditions it does not simulate lossless floating resistor.

Therefore, the aim of this paper is to propose new electronically tunable synthetic floating resistor configuration employing three VDTA with no requirement of any external grounded resistor. The proposed circuit exhibits low sensitivity values and excellent non-ideal behavior.

2. Proposed Configuration

The voltage differencing transconductance amplifier (VDTA) is one of the active elements which have been introduced in [17]. It provides currents and voltages at different terminals with electronically tunable transconductance gains. Therefore, VDTA block is very suitable for synthesis and design of active circuits with electronic tunability feature. Fig.1 shows the symbolic representation of VDTA, where P and N are input ports, z is auxiliary port and X+ and X- are output ports with all ports at high impedance level. The CMOS implementation of VDTA [18] has been shown in Fig. 2.
The proposed purely active floating resistor simulator is shown in Fig. 3.

The Routine circuit analysis of configuration shown in Fig. 3 yields short circuit admittance matrix as

\[
\begin{bmatrix}
I_{in} \\
I_{out}
\end{bmatrix} = \frac{g_{m_4} g_{m_5}}{g_{m_3}} \begin{bmatrix}
+1 & -1 \\
-1 & +1
\end{bmatrix} \begin{bmatrix}
V_{in} \\
V_{out}
\end{bmatrix}
\]

(5)

Which simulate a floating resistor with resistance value:

\[
R_{eq} = \frac{g_{m_3}}{g_{m_4} g_{m_5}}
\]

(6)

for \(g_{m2} = g_{m6} = g_{mH}\) and \(g_{m1} = g_{m5} = g_{mB}\).

Where \((g_{m1}, g_{m2}, g_{m3}), (g_{m1}, g_{m4})\) and \((g_{m5}, g_{m6})\) are the transconductances of VDTA-1, VDTA-2 and VDTA-3 respectively. These transconductance matching conditions can be meet easily just by equating the bias currents of VDTAs.

One can observe from Eq. 6 that the resistance of proposed synthetic resistor can be controlled electronically by varying transconductances \(g_{m1}, g_{m2}, g_{m3}, g_{m4}\) or \(g_{m5}\) and \(g_{m6}\). It is important to note that the presented circuit can also simulate negative floating resistor (-R) by appropriate interchanging of p and n and/or x+ and x- ports of VDTAs. Such negative resistor simulator can be used for parasitic cancellation purpose.

3. Non-Ideal and Sensitivity Analysis

In the non ideal case, the VDTA can be characterized by the following equations;

\[
I_{Z} = \beta_{Z} g_{m1} (V_{P} - V_{N})
\]

(7)

\[
I_{X+} = \beta_{x+} g_{m2} V_{Z}
\]

(8)

\[
I_{X-} = -\beta_{x-} g_{m2} V
\]

(9)

where \(\beta_{Z}, \beta_{x+}\) and \(\beta_{x-}\) are non ideal transconductance gain

errors.

To check the behaviour of presented configuration under non ideal conditions, it is revisited considering the non ideal model of VDTA described by Eq. 7-9. The Short Circuit admittance matrices and floating resistances values of proposed simulator under the influence of VDTAs non idealities can be re-expressed as
\[
\begin{bmatrix}
I_{in} \\
I_{out}
\end{bmatrix} = \frac{g_{m1}g_{m2}g_{m3}g_{m4}}{g_{m1}g_{m2}g_{m3}g_{m4}} \begin{bmatrix}
1 & -1 \\
-1 & 1
\end{bmatrix} \begin{bmatrix}
V_{in} \\
V_{out}
\end{bmatrix} 
\]  

(10)

and

\[
R_{eq} = \frac{g_{m1}g_{m2}g_{m3}g_{m4}}{g_{m1}g_{m2}g_{m3}g_{m4}} \begin{bmatrix}
1 & 1 \\
1 & 1
\end{bmatrix} 
\]  

(11)

For \( g_{m1} = g_{m2} = g_{m3} = g_{m4} \), \( \beta_{1} = \beta_{2} = \beta_{3} = \beta_{4} \) and \( \beta_{5} = \beta_{6} = \beta_{7} \), where \( (\beta_{1}, \beta_{2}, \beta_{3}, \beta_{4}, \beta_{5}, \beta_{6}, \beta_{7}) \) are the transconductance gain errors of VDTA-1, VDTA-2 and VDTA-3 respectively.

It is clear from Eq. 11 that even under the non ideal conditions the proposed configuration simulates the lossless floating resistor without any lossy term.

The sensitivity figures of resistance of simulated floating resistor with respect to transconductance gains/ gain errors are found as;

\[
S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = 1,
\]

\[
S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = -1,
\]

\[
S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = 0,
\]

\[
S_{R_{eq}}^{R_{eq}} = S_{R_{eq}}^{R_{eq}} = 1
\]

(12)

So, all the sensitivity figures are low and not more than unity in magnitude.

4. Effects of Parasitics

At high frequency, the terminal parasitic of VDTA comes into the picture and effect the performance of a VDTA based circuit. A conventional VDTA along with its port parasitic has been shown in Fig. 4.

Fig. 4. Conventional VDTA with port parasitics

To study the effects of terminal parasitic of VDTAs on proposed resistance simulator configuration, this configuration was examined including port parasitic of VDTA. Fig. 5 shows the proposed resistance simulator with port parasitic of VDTA-1, VDTA-2 and VDTA-3.

\[
R_{A} = \frac{1}{R_{n1} + \frac{1}{1 + R_{n2} + \frac{1}{1 + R_{n3} + \frac{1}{1 + R_{n4}}}}}
\]

(13)

\[
C_{A} = C_{n1} + C_{n2} + C_{n3} + C_{n4}
\]

(14)

\[
R_{B} = \frac{1}{1 + \frac{1}{R_{n2} + \frac{1}{1 + R_{n3}}}}
\]

(15)

\[
C_{B} = C_{n2} + C_{n3}
\]

(16)

As the proposed configuration does not have any external passive component, so effects of parasitics cannot be alleviated. Hence, port parasitics of VDTAs will limit the high frequency behaviour of proposed configuration. So, the maximum usable frequency can be found as:

\[
\omega_{0} = \left\{ \min \left( \frac{1}{R_{n1} + \frac{1}{R_{n2} + \frac{1}{R_{n3} + \frac{1}{R_{n4}}}}} \right) \right\} \left( \frac{1}{R_{n2} + \frac{1}{R_{n3}} + \frac{1}{R_{n1} + \frac{1}{R_{n2} + \frac{1}{R_{n3}}}}} \right)
\]

(17)

5. Application Examples

The workability of proposed circuit is also verified by low-pass filter design example. The passive RC low-pass filter employing a floating resistor and a grounded capacitor has been shown in Fig. 6(a) and active realization of this low-pass filter using proposed resistor simulator is shown in Fig. 6(b).
The voltage mode transfer function obtained from Fig. 6(b) is given by Eq. 18, which is low-pass transfer function.

\[
\frac{V_{out}(s)}{V_{in}(s)} = \frac{1}{1 + \frac{sC_m g_m}{g_{m1} g_{m2}}} \tag{18}
\]

### 6. Simulation Results

The circuit illustrated in Fig. 3 is tested by SPICE simulations with TSMC 0.18 μm process parameter model. The simulations were performed employing CMOS VDTA (shown in Fig. 2) with supply voltages ±0.9 VDC and bias currents \(I_{b1} = I_{b2} = I_{b3} = I_{b4} = I_{b5} = I_{b6} = I_{b7} = I_{b8} = 150 \mu A\), where \(I_{b1}, I_{b2}, I_{b3}\) and \(I_{b4}\) are the bias currents of VDTA1, \(I_{b5}, I_{b6}\), \(I_{b7}\) and \(I_{b8}\) are the bias currents of VDTA2 and \(I_{b9}, I_{b10}, I_{b11}\) and \(I_{b12}\) are the bias currents of VDTA-3. The magnitude and phase response of impedance of proposed simulator have been shown in Fig. 8. It is seen from Fig. 8(a) that simulated magnitude response is approximately same as ideal magnitude response up to 286 MHz frequency (simulated resistance value is found 1.566 kΩ while ideal value is 1.571 kΩ). The phase response plots, as shown in Fig. 8(b) clearly indicates that simulated phase response matches the ideal phase response up to 30 MHz frequency. The deviation of simulated responses from ideal responses at high frequencies is due to presence of VDTA parasitics.

To demonstrate the electronic control of proposed configuration, simulations have been performed for different set of bias currents. Fig. 10 illustrated the magnitude responses for \(I_b = 130 \mu A\) and 110 \(\mu A\). The simulated floating resistance values for \(I_b = 130 \mu A\) and 110 \(\mu A\) were found 1.667 kΩ and 1.830 kΩ while the ideal values were calculated as 1.689, 1.836 kΩ. Hence the deviation between simulated values and ideal values is not more than 1.5% in limited frequency region.

The low-pass filter shown in Fig. 6(b) is also simulated using CMOS VDTA with supply voltage of ±0.9 VDC. The value of capacitor \(C_0\) is chosen as 0.1nF. The SPICE simulated frequency responses of this filters is shown in Fig. 9.

### 7. Conclusion

A new purely active floating resistor simulator employing three VDTAs has been presented. To the best knowledge of authors there is no purely active floating resistor simulator employing VDTA(s) has been available in literature. The proposed configuration enjoys electronically tunable resistance with low sensitivity indexes. The effects of non-idealities and parasitics of VDTA also have been investigated in proposed circuit. The application of proposed resistor simulator in designing of a low pass filter has been proposed and verified. The mathematical analysis has been verified by SPICE simulations with TSMC 0.18μm CMOS process parameters.
References


