

## Design and Implementation of Voltage-Mode MIN/MAX Circuits

M. Soleimani\*

<sup>1\*</sup> Department of Electrical Engineering, Bijar Branch, Islamic Azad University, Jahad Square, Bijar 66515-356, Iran.

Received 7 June 2015; Accepted 11 December 2015

### Abstract

In this paper, a general architecture for analog implementation of MIN/MAX and other rank order circuits is presented. Based on general architecture, proposed MIN/MAX circuits are implemented. The proposed circuits are composed of a differential amplifier with merged n-inputs and a MCSAL circuit to choose the desired input. The advantages of the proposed structure are simplicity, very high resolution, very low supply voltage requirements, very low output resistor, low power dissipation, low active area and simple expansion for multiple inputs by adding only three transistors for each extra input. The post-layout simulation results of proposed circuits are presented by HSPICE software in 0.35- $\mu\text{m}$  CMOS process technology. The total power dissipation of proposed circuits is about 110- $\mu\text{W}$ . Also, the total active area is about 550- $\mu\text{m}^2$  for five-input proposed circuits, and would be negligibly increased for each extra input.

*Keywords:* Voltage-Mode, MIN/MAX Circuits, Rank, Median.

### 1. Introduction

Minimum/Maximum (MIN/MAX) circuits are fundamental blocks in fuzzy systems and many nonlinear systems. Most of analog implementations for MIN/MAX circuits are typically based on the connection of n identical input cells to a common low-impedance output node. Competition input signals set the voltage at the output branch and, depending on the implementation, the output voltage will perform the MIN, MAX, MEDIAN, or other Rank-Order function.

The circuit in Fig.1(a) [1] is a CMOS analog voltage-mode MAX circuit based on voltage followers (VF) with a common source output node C. In this circuit, output voltage is equal to the maximum input voltage. The winner transistor corresponding to the maximum input voltage determines the voltage of node C, and carries a current equal to the diode-connected transistor ( $M_{out}$ ). The major drawback of this structure is emphasized when two or more inputs are equal to the maximum value. In this case, the current residue of the tail source ( $I_B$ ) would be divided equally between maximum inputs; the difference among the currents of winner and diode-connected transistors leads to a difference between overdrive voltages and creates an error in output voltage. For n-input MAX circuit, maximum error occurs when all inputs are equal, so, all of the input branches carry the current  $I_B/n$ , creating the overdrive voltage  $\Delta V_{Mout}/\sqrt{n}$  ( $\Delta V_{Mout}$  is overdrive voltage of  $M_{out}$  transistor). Therefore, the error value in output voltage could be obtained from the Eq.(1).

$$\text{Error} = V_{out} - V_{in,w} \simeq \left(1 - \frac{1}{\sqrt{n}}\right) \Delta V_{Mout} \quad (1)$$

Equation (1) shows that maximum error value is increased by adding the number of maximum inputs, which is the major problem of MAX circuit in Fig.1(a), as discussed earlier in [9]. The circuit in Fig.1(b) is a CMOS analog current-mode MAX circuit based on voltage follower network, which uses n input cells. Each cell of Fig.1(b) has a voltage follower transistor  $M_{fi}$  ( $i=1, 2, \dots, n$ ) and a common source transistor ( $M_{Ci}$ ) for gain enhancement a negative feedback loop. Main drawback of this circuit is that it is not appropriate to operate with low supply voltages and requires a minimum supply of  $V_{DD,min} = 2V_{GS} + |V_{DS(sat)}|$  (where  $V_{DS(sat)}$  is the drain-source saturation voltage). Many other CMOS approaches for implementation of MIN/MAX circuits have been reported in literature (see, e.g., [3]-[9]).

The circuits in [4], [5] and [7] have used large number of transistors to implement a cell of MIN/MAX circuits which leads to the larger in area consumption. Meanwhile, in [4]-[7] the mismatch between current sources of input buffers reduces the precision and introduces an error in output voltage, and power consumption will be increased with increment of inputs number. The [3], [5] are not appropriate to operate with low supply voltage, and in [6] input/output swing is independent of  $V_{DD}$  and is given by  $V_{in,pp} = V_{TH} - |V_{DS(sat)}|$ , (where  $V_{TH}$  is the threshold voltage), also, output resistor is very high. In the circuit of [9], peak-to-peak input/output swing is decreased by the overdrive voltage of transistor. In [8] we observe simply layered circuits of two-input comparators, in which for implementation of multi-input circuit, occupied area and power consumption will be increased.

In this paper, new voltage-mode MIN/MAX circuits have been presented. These circuits consist of a merged differential amplifier stage and a merged common-source with active load (MCSAL) stage. The proposed circuits use only a tail current source for each stage; therefore, the mismatch between tail current sources would not affect the error in output voltage. The total power dissipation of the

\* E-mail address: sm\_soleimani@yahoo.com  
ISSN: 1791-2377 © 2015 Kavala Institute of Technology.  
All rights reserved.

proposed circuits is very low, constant and independent of inputs number because only two independent tail current sources are used. These circuits work with very high-precision and very low error in output because high accurate current-mirrors are used, and these circuits could be implemented in very small area, considering few transistors for 2-input implementation and only three extra transistors for each extra input. The output resistance of proposed MIN/MAX circuits is very low about multi ten ohms. Also, operating with very low supply voltage is another benefit of this work.




Fig. 1. (a) Conventional block of CMOS voltage-mode MAX circuit [1], (b) CMOS current-mode MAX circuit based on voltage followers [2].

In sect.2, The improved voltage-mode MIN/MAX circuits are described in details. The input/output swing, error measurement, power consumption, supply voltage requirements and output resistance are also analyzed. In sect.3, the post-layout simulation results which are performed by HSPICE software in 0.35- $\mu\text{m}$  CMOS process technology, and also, the layout pattern of MIN/MAX circuits are presented. Finally section 4 concludes the paper.

## 2. The Proposed Voltage-Mode Min/Max

The improved MAX and MIN filters are illustrated in Fig.2. These circuits are composed of a merged n-input differential amplifier and an output stage used as MCSAL circuit. The MAX and MIN circuits generate highest and smallest value of inputs at output, respectively. Each branch of these circuits is composed of 3 transistors:  $M_I$ ,  $M_C$  and  $M_P$ . The  $M_I$  is the input transistor which has a common node in its source (node C) with other input transistors and  $M_{out}$  and in fact, they have formed a voltage follower (VF) network. The  $M_C$  acts as a current mirror to produce a current equal to output current at winner branch, and  $M_P$  constitutes a

MCSAL circuit with  $I_B$  current source ( $M_{B2}$ ) to contain maximum or minimum of input




Fig. 2. (a) Architecture of proposed MAX circuit with MCSAL circuit in output, (b) MCSAL stage for implementation of MIN circuit, (c) MCSAL stage for implementation of MAX circuit, (d) Merged differential stage for implementation of MIN circuit, (e) Merged differential stage for implementation of MAX circuit.

For example, the proposed MIN circuit operates as follows. If we assume  $V_1 < V_2 < \dots < V_n$ , then current of  $M_{out}$  and  $M_{I1}$  will be equal via current mirror consisting of  $M_{Cout}$  and  $M_{C1}$ . Also, output branch current at the merged differential amplifier will be compared with the current of input branches at nodes  $A_i$  ( $i=1, 2, \dots, n$ ) via current mirrors consisting of  $M_{Cout}$  and  $M_{Ci}$  transistors, and voltage of  $A_1$  node will be determined via  $M_{P1}$  which is approximately equal to  $V_{GSM_{P1}}$ , and voltage of nodes  $A_j$  ( $j=2, 3, \dots, n$ ) are almost equal to GND. Therefore, the transistors relevant to winner branch (first path),  $M_{I1}$ ,  $M_{C1}$  and  $M_{P1}$  will operate in saturation region and the devices of others branches,  $M_{Ij}$ ,  $M_{Cj}$  and  $M_{Pj}$  ( $j=2, 3, \dots, n$ ) will be in cutoff, triode and cutoff region, respectively. In this condition, only  $M_{P1}$  transistor from MCSAL stage will be on and the current  $I_B$  passes through  $M_{P1}$ , therefore, there will be a unity gain buffer as shown in Fig.3(a) and finally  $V_{out} = V_1$ . If we concentrate on Fig.3(a), then we can observe that the currents of differential amplifier branches will be equal to  $I_B$ . Therefore, the gate-source voltages of  $M_{P1}$  and  $M_{Cout}$  (which their sizes are the same) will be equal and voltage of  $A_1$  and  $A_o$  nodes will be calculated from the Eqs.(2) and (3).

$$V_{A1} = |V_{GSM_{P1}}| \quad (2)$$

$$V_{A0} = |V_{GSM_{Cout}}| \quad (3)$$

Which  $V_{GS}$  is the gate-source voltage of transistor. Because currents of  $M_{Cout}$  and  $M_{P1}$  are equal together, then, the gate- source voltages of  $M_{Cout}$  and  $M_{P1}$  will be equal, and according to above equations,  $V_{A0} = V_{A1}$ . Therefore, drain-source voltages of  $M_{Cout}$  and  $M_{C1}$ , and also,  $M_{out}$  and  $M_{I1}$  will be equal, and because of this reason the currents of differential pairs will be exactly equal.




Fig. 3. (a) MIN circuit in case that only first branch is winner. (b) Small-signal equivalent circuit of Fig.3(a).

Then, according to Eq.(4), that is the current relation for MOS transistors in saturation region, and also, because the drain-source and gate-source voltages of  $M_{C1}$  and  $M_{Cout}$  transistors are the same and equal together, therefore, there will be high accurate current mirrors in this circuit, and then, the gate-source voltages of  $M_{out}$  and  $M_{I1}$  transistors (which their sizes are same) will be equal, too.

$$I_B = \frac{1}{2} \beta (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS}) \quad , \quad \beta = \mu C_{ox} \frac{W}{L} \quad (4)$$

Then, by applying KVL in differential transistors of Fig.3(a), minimum output voltage will be calculated from the Eq.(5).

$$V_1 - V_{GSM_{I1}} + V_{GSM_{out}} - V_{out} = 0 \quad \Rightarrow \quad V_1 = V_{out} \quad (5)$$

In the other case, when m-inputs are in minimum state, the corresponding transistors with winner branches operate in saturation region and a current equal to  $2I_B/(m+1)$  will pass through  $M_{out}$  and  $M_{I1}$ . The current of  $M_{Pi}$  transistors corresponding to winner branches will be equal to  $I_B/m$  and since current of output stage is not equal with current of differential pairs, the drain-source voltages of  $M_{Pi}$  and  $M_{C1}$  will be different to some extent. Therefore, if assumed two-inputs or more to be in minimum state and transconductance of differential transistors to be  $\beta=2.16 \text{ mA/V}^2$  (at the worst case), the difference of drain-source voltages of  $M_{C1}$  and  $M_{Cout}$  is about 25mV and according to Eq.(4), the maximum created error between current mirrors consisted of  $M_{C1}$  and  $M_{Cout}$  transistors can be calculated from the Eq.(6).

$$\Delta I_B = I_{Cout} - I_{Ci} = \frac{\lambda \cdot \beta}{2} (V_{GS} - V_{TH})^2 (V_{DSM_{Cout}} - V_{DSM_{Ci}}) = \frac{\lambda \cdot \beta}{2} (V_{GS} - V_{TH})^2 (25mV) \approx \lambda \cdot I_B \cdot 25mV \quad (6)$$

Which  $I_B$  is desired value of current. According to Eq.(6), created error (worst case) between current mirrors consisted of  $M_{C1}$  and  $M_{Cout}$  transistors are very negligible and can be ignored. Then, the currents of differential amplifier branches consisted of  $M_{out}$  and  $M_{I1}$  are equal, again, and the gate-source voltages of these transistors will be equal, too. Finally, according to Eq.(5), output voltage will be equal to minimum input voltages. Since the drain-source voltages of  $M_{Cout}$  and  $M_{C1}$ , and also,  $M_{out}$  and  $M_{I1}$  are equal, therefore, concerning on the precision of used current mirrors, we can consider a smaller value for the transistors length (L), and also, for transistors width (W), that leads to the reduction occupied area and achieving a better frequency response.

To calculate the maximum error in MIN circuit, we consider when m-inputs all are in minimum state. The transconductance of MOS transistor in saturation region can be described by Eq.(7).

$$g_m = \frac{2I_B}{(V_{GS} - V_{TH})} \quad (7)$$

As discussed earlier, since the current of merged differential amplifier branches is exactly equal, thus, the gate-source voltages of  $M_{out}$  and  $M_{I1}$  will be equal, too. Then, the transconductance of  $M_{out}$  and  $M_{I1}$  transistors will be equal. Therefore, the Eq.(8) which is obtained by combination of Eqs. (6) and (7) describes the maximum error value in output of MIN circuit.

$$\text{error} = V_{GSM_{out}} - V_{GSM_{I1}} = \frac{\lambda I_B}{g_m M_{out}} (V_{DSM_{Cout}} - V_{DSM_{Ci}}) = \frac{\lambda I_B \cdot 25mV}{g_m M_{out}} = \lambda \cdot \Delta V_{M_{out}} \cdot 25mV \quad (8)$$

Therefore, according to above equation, the maximum error value in output is very negligible (Fig.5 confirms this speech), and we can say, that error is determined only by threshold voltage variations (Eq.(9)), and mismatching between transistors of differential pair, which is caused by fabrication process.

$$\Delta V_{TH} = \frac{A_{V_{TH}}}{\sqrt{WL}} = \frac{0.1 t_{ox}}{\sqrt{WL}} \quad (9)$$

Which  $A_{V_{TH}}$  and  $t_{ox}$  are the proportional coefficient and gate thickness of transistor, respectively. For calculate the output resistance of MIN circuit, we consider the circuit of Fig. 3(a), again. The small-signal equivalent circuit of Fig. 3(a) is shown in Fig. 3(b) by eliminating the current sources ( $2I_B=I_B=0$ ). According to circuit of Fig. 3(b), voltage of node  $A_1$  can be calculated from the Eq.(10):

$$V_{A1} = 2g_m M_{out} \cdot g_m M_{Pi} (r_{oM_{C1}} \parallel 2r_{oM_{I1}}) \quad (10)$$

The passing current through  $M_{Pi}$  is the same with current of  $V_X$ , therefore:

$$I_X = g_m M_{Pi} \cdot V_{A1} \quad (11)$$

By substitution of Eq.(10) in Eq.(11), output resistor will be calculated as:

$$R_{out} = \frac{V_X}{I_X} = \frac{1}{2g_m M_{out} \cdot g_m M_{Pi} (r_{oM_{C1}} \parallel 2r_{oM_{I1}})} \quad (12)$$

We can see that the output resistance of this circuit is much smaller than its counterpart in circuits of Fig.1(a) and Fig.1(b), and also, the circuits of [3]-[9], and this is another advantage of presented structure. The equivalent resistor of  $A_1$  node is high, therefore, constructed pole in  $A_1$  node is first pole of proposed circuits, and constructed poles in other nodes will happen in higher frequencies and will not any affect on the operation of these circuits.

Taking into consideration that the worst condition in swing calculation of MIN circuit is when only one of the inputs has the minimum value because of highest amount of current ( $I_B$ ) passing through the winner branch and output branch. Therefore, if we assume first branch of proposed MIN circuit is the winner, the MIN circuit will be same as

Fig.3(a), and if all transistors in this circuit operate in saturation region, the voltage of node A<sub>1</sub> can be calculated as:

$$V_{A1} = V_{TM_{P1}} + \sqrt{\frac{2I_B}{\beta_{P1}(1 + \lambda V_{DSM_{P1}})}} \quad (13)$$

Which  $V_{TM_{P1}}$  and  $\beta_{P1}$  are threshold voltage and transconductance coefficient of  $M_{P1}$ , respectively. The up and down input/output swing headroom of proposed MIN circuit can be calculated from the Eq.(14):

$$Swing = \begin{cases} Swing_{down} = Max(V_{o,min}, V_{i,min}) \\ Swing_{up} = Min(V_{o,max}, V_{i,max}) = V_{i,max} \end{cases} \quad (14)$$

Which  $V_{i,min}$  and  $V_{i,max}$  are minimum and maximum swing values of input voltage, and  $V_{o,min}$  and  $V_{o,max}$  are minimum and maximum swing values of output voltage, respectively. To calculate the swing, we should obtain  $V_{o,min}$  from the Fig.3(a). The value of  $V_{o,min}$  will be calculated by assuming  $M_{P1}$  in saturation region. The condition in which  $M_{P1}$  remains in saturation region is:  $V_{DSM_{P1}} = V_{out} \leq V_{A1} + V_{TM_{P1}}$ . Then, Eq.(15) will be obtained:

$$V_{o,min} = \sqrt{\frac{2I_B}{\beta_{P1}(1 + \lambda V_{DSM_{P1}})}} \quad (15)$$

Now, we want to calculate the value of input swing voltage. To calculate  $V_{i,max}$ ,  $M_{B1}$  must remain in saturation region, so there must be  $|V_{DSM_{B1}}| \leq V_{DD} - V_{Bias} - |V_{TM_{B1}}|$ . Then, maximum of input swing voltage can be calculated from the Eq.(16):

$$V_{i,max} = V_{DD} - |V_{TM_{B1}}| - \sqrt{\frac{2I_B}{\beta_{B1}(1 + \lambda V_{DSM_{B1}})}} - \sqrt{\frac{4I_B}{\beta_{B1}(1 + \lambda V_{DSM_{B1}})}} \quad (16)$$

Similarly, to calculate  $V_{i,min}$ ,  $M_{B1}$  must remain in saturation region, then, there must be  $V_{DGM_{B1}} \geq V_{TM_{B1}}$ . Then, from the Eq.(17), it will be concluded that:

$$V_{i,max} = V_{A1} - |V_{TM_{B1}}| = |V_{TM_{P1}}| + \sqrt{\frac{2I_B}{\beta_{P1}(1 + \lambda V_{DSM_{P1}})}} - |V_{TM_{B1}}| \quad (17)$$

In MIN circuit, bulk of differential transistors ( $M_{B1}$ ) is connected to the  $V_{DD}$ , so along with the decrement of input voltage value, threshold voltage of these transistors according to Eq.(18), will be increased, therefore, according to Eq.(17),  $V_{i,min}$  will be decreased.

$$V_{TH} = V_{TH0} + \gamma \left( \sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f} \right) \quad (18)$$

Which  $V_{SB}$  is source-bulk voltage of transistor. Finally, according to Eq.(14), the MIN circuit input/output swing will be determined by  $V_{i,max}$  and  $V_{o,min}$  and is given by  $Swing_{pp} = V_{i,max} - V_{o,min}$ .

The improved MIN/MAX circuits can operate with very low supply voltage. The minimum value of supply voltage

for correct operation these circuits is  $V_{DD,min} = |V_{GS}| + 2V_{DS(sat)}$ , and also, peak-to-peak input-output swing is dependent to supply requirements and is given by  $V_{in,pp} = V_{DD} - (|V_{GS}| + 2V_{DS(sat)})$ . This feature enables us to use these circuits in other CMOS submicron technologies such as 0.25- $\mu$ m and 0.18- $\mu$ m with 0.4V threshold voltages for both NMOS and PMOS transistors.

The total power dissipation is consisted of three separate terms; the first is allocated to power consumption of merged differential amplifier block, the second term is the power consumed in MCSAL block and the third term is the power used to generate main bias current. The total power dissipation can be calculated from the Eq.(19).

$$P_{out} = 2I_B \cdot V_{DD} + I_B \cdot V_{DD} + I_{Bias} \cdot V_{DD} = (3I_B + I_{Bias}) \cdot V_{DD} \quad (9)$$

Which  $I_{Bias}$  is main bias current of proposed circuits. According to Eq.(19), the power dissipation is constant and independent of inputs and doesn't change with the increment of inputs number.

As discussed earlier, the proposed MAX circuit is attained if the complementary MOS version of MIN circuit is adapted, which is shown in Fig.3. The MAX circuit operates as similar as the MIN circuit, as explained earlier. All relations of this circuit would be realized in the same way as discussed for proposed MIN circuit. The proposed architecture can be a rank-order circuit by replacing the MCSAL circuit in MIN circuit with CMOS inverting amplifier. The Rank-Order circuit is determined by the total aspect ratio of the CMOS inverting amplifier transistors. The main limitation of this circuit is high power consumption and the dependency of its resolution to the number of inputs (n).

### 3. Simulation Results and Layout Pattern

The proposed MIN/MAX circuits of Fig.2 and Fig.3 were implemented in 0.35- $\mu$ m CMOS technology and with the following transistor dimensions (in units of  $\lambda$ ):  $(W/L)_{M_{B1}} = 2(W/L)_{M_{B2}} = 10/1$ , and  $(W/L) = 5/0.5$  for other NMOS and PMOS transistors, respectively. The threshold voltages for NMOS and PMOS transistors in our process are 0.55V and -0.75V, respectively. Simulations results were performed with  $I_B = 10\mu$ A,  $V_{DD} = 3.3V$ , load capacitor  $C_L = 5pF$ , and also, mismatching between differential transistors is considered 1% and threshold voltage deviation ( $\Delta V_{th}$ ) is considered  $\pm 3mV$  (Eq. 9). The HSPICE Monte Carlo analysis for post-layout transient simulations of MIN/MAX circuits with five inputs ( $n=5$ ) is shown in the Fig.4. While, a triangular wave  $V_{in1}$  was applied to two inputs, a sinusoid wave  $V_{in2}$  was applied to two other inputs, and a fixed voltage  $V_{in3}$  was applied to one other input of proposed circuits.

The Fig.5 shows static behavior and output error of proposed MAX and MIN circuits by Monte Carlo analysis. In this case, a varying voltage  $V_{in1}$  was applied to one input, while a fixed voltage  $V_{in2} = 1.5V$  was applied to other four inputs. As shown,  $V_{out}$  follows very closely, even in the corner regions, where the error is not any larger than elsewhere. The estimated voltage swing for proposed MAX and MIN circuits have obtained between  $0.83V \leq V_{in} \leq 3.12V$  and  $0.1V \leq V_{in} \leq 2.12V$ , respectively. Also, the created error in output for proposed circuits in maximum allowable input/output swing have obtained between -3mV/+3mV and -2mV/+4mV, respectively. Also, simulations were

performed in process corners and in this case, simulated results were almost the same results that are shown in Figs.4 and 5.




Fig. 4. The Monte Carlo Analysis of proposed circuits transient response. (a) MAX circuit. (b) MIN circuit.




Fig. 5. The Monte Carlo Analysis of proposed circuits static behavior. (a) Static behavior of MAX circuit. (b) Static output error in MAX circuit. (c) Static behavior of MIN circuit. (d) Static output error in MIN circuit.

The Fig.6 shows accuracy of proposed circuits when difference between input voltages are close together. In this case, a varying voltage  $V_{in1}$  was applied to one input, while a fixed voltage  $V_{in2}=1.5V$  was applied to two other input, and a fixed voltage  $V_{in3}=1.51V$  was applied to two other input. Layout pattern of the proposed MAX and MIN circuits are illustrate in Fig.7. The active area for proposed circuits were about  $26\mu m \times 21\mu m$  for five-input circuits ( $n=5$ ).




Fig. 6. HSPICE simulation results to shows accuracy of proposed circuits with input voltages close together. (a) MAX circuit. (b) MIN circuit.




Fig. 7. Layout pattern of the proposed circuits for five-input circuits ( $n=5$ ). (a) MAX circuit. (b) MIN circuit.

#### 4. Conclusions

In this paper, a general architecture for analog implementation of MIN/MAX and other rank-order circuits is presented. This architecture contains a differential amplifier with merged n-inputs and a MCSAL circuit to choose the desired input in MIN/MAX circuits. The architecture can be a rank-order circuit by replacing the MCSAL circuit with CMOS inverting amplifier. The advantages of the proposed structure are simplicity, high operating frequency, very high resolution, very low supply voltage requirements, very low output resistor, low power dissipation, low active area and simple expansion for multiple inputs by adding only 3 transistors for each extra input. Table 1, compares the proposed and previous works, and shows the better results in comparison with other works.

Table 1. The comparison of this work and other similar works.

	[3]	[4]	[5]	[7]	[9]	PROPOSED
Technology	2- $\mu m$	1.6- $\mu m$	0.8- $\mu m$	0.5- $\mu m$	0.35- $\mu m$	0.35- $\mu m$
Power Supply	5-V	5-V	5-V	3-V	3.3-V	3.3-V
Error (mV)	$\pm 10$ -mV	$\pm 15$ -mV	---	---	$\pm 12$ -mV	$\pm 4$ -mV
Number of Trans.	3n+5	7n+3	6n+3	5n+3	3n+4	3n+3
Output Resistor	Low	Very Low	Very Low	Low	Low	Very Low
Occupied Area	650 $\mu m \times 100\mu m$	56 $\mu m \times 358\mu m$	---	190 $\mu m \times 86\mu m$	29 $\mu m \times 30\mu m$	26 $\mu m \times 1\mu m$
Power Dissipation for 2-inputs	800- $\mu W$	250- $\mu W$	200- $\mu W$	200- $\mu W$	85- $\mu W$	110- $\mu W$
	$I_B=10\mu A$	$I_B=10\mu A$	$I_B=10\mu A$	$I_B=10\mu A$	$I_B=10\mu A$	$I_B=10\mu A$

#### References

- Janusz A. Starzyk and Ying-Weijan , "A Voltage Based Winner Takes all Circuits for Analog Neural Networks," IEEE 39th Midwest Symposium on CAS (MWSCAS) , Vol. 1, PP. 501-504, 1996.
- J. Lazzaro, S. Lyckenbush, M. A. Malhowad, and C. Mead, "Winner-take-all of O(n) complexity," in Advances in Neural Signal Processing Systems, New York, Ed: Morgan Kaufmann, PP. 703-711, 1989.
- Ion E. Opris, "Rail-to-Rail Multipule-Input Min/Max circuit," IEEE Trans. on CAS-II, Analog and Digital Signal Processing, Vol.45, No.1, PP.137-140, January 1998.
- V. A. Pedrone and B. U. Pedrone, "Output stage Based high-Resolution Min/Max and Rank-Order filters," IEEE Trans. on CAS-II, EXP. Briefs, Vol.52, No.1, PP. 28-32, January 2005.
- R.G. Carvajal, J. Ramirez-Angulo, and J. Martinez Heredia, "High-speed high-precision min/max circuits in CMOS

- technology," *Electronics Letters*, Vol. 36, No. 8, PP. 697-699, April 2000.
6. J. Ramirez-Angulo, G. Ducoudray-Acevedo, R.G. Carvajal, and A. Lopez-Martin, "Low-voltage High-performance voltage-mode and current-mode WTA circuits based on flipped voltage followers," *IEEE Trans. on CAS-II, EXP. Briefs*, Vol.52, No.7, PP. 420-423, July 2005.
  7. J. Ramirez-Angulo, J. E. Molinar-Solis, S. Gupta, R.G. Carvajal and A. J. Lopez-Martin, "A high-swing high-speed CMOS WTA using differential Flipped voltage Followers," *IEEE Trans. on CAS-II, EXP. Briefs*, Vol.54, No.8, PP. 668-672, August 2007.
  8. K. Wawryn and B. Strzeszewski, "Prototype low power WTA circuits for programmable neural network," *IEEE Symposium on CAS (ISCAS)*, Vol.4, PP. 753-756, 2000.
  9. M. Soleimani, A. Khoei, Kh. Hadidi, V.F. Dinavari, "Design of voltage-mode Max-Min circuits with low area and low power consumption," *IEICE Trans. on Fundamental*, Vol.E92-A, No.12, PP. 3044-3051, December 2009.
  10. M. Soleimani, M. Nazarliloo, "Voltage-Mode Loser/Winner-Take-All Circuits," *IEEE Mid-West Symposium on Circuit and System (MWSCAS)*, PP. 1-4, October 2011, Seoul, Korea.
  11. B. Razavi, "Design of analog CMOS integrated circuits," McGraw-Hill Press, First Edition, PP. 464-468, July 2000.